Abstract --As signal speeds increase and gate delays decrease for high-perform ance digital integrated circuits, the gate delay m odeling problem becom es increasingly m ore difficult. With scaling, increasing interconnect resistances and decreasing gateoutput im pedances m ake it m ore difficult to em pirically characteriz e gate-delay m odels. Moreover, the single-input-switching assum ption for the em pirical m odels is incom patible with the inevitable sim ultaneous switching for todays high-speed logic paths.
I. INTRODUCTION
A s the minimum-feature si zes for integrated ci rcui ts scale downward, the porti on of the delays attributabl e to the gates decreases, whi le the percentage of the delay due to the RC interconnect increases. I t is reasonable to expect that a signi fi cant amount of the overall path delay i s attri butable to the RC interconnect del ay. This relati ve increase i n i nterconnect delay i s mainly because the interconnect l engths do not generally scal e due to i ncreasi ng chip densiti es, whil e the RC per unit length product for the interconnect actuall y increases wi th scali ng due to the fringi ng fi el d effects. In addition, i f the output i mpedances of the gates are decreased wi th scaling, the increased metal resistance wi ll shield some of the l oad capacitance from the gate, thereby lowering the gate delay. Unfortunately, thi s shi ft i n del ay domi nance makes i t si gnificantl y more di ffi cult to effi ci ently model the delay s with empirical equations, si nce the loadi ng i s not purely capaci tive. A l so, i t i s di fficult for empiri cal delay model s of the output signal delay and transiti on ti me to approximate the gate delay i n the case of simultaneous swi tchi ng, when more than one input swi tches, si nce these del ay s can be si gni ficantly di fferent than the singl e input transition del ay s.
In thi s paper a new empirical del ay model is proposed which accuratel y captures the gate delay whil e modeli ng the RC shielding and the RC i nterconnect del ay. This i s done in terms of a fixed dc resi stance model for the gates output impedance, al ong with a ti mevaryi ng vol tage source i nput. The resistance value i s a function of the gate only, and there is a si ngle resi stance val ue for the pull -up path (there i s a di fferent one for the pul l-down path) whi ch is independent of the l oad and the input transition time. The vol tage source parameters in this model are empirically generated i n terms of the input waveform(s) and the effective capacitance loading. Extensi ons are proposed for the simul taneous swi tchi ng problem and for esti mating the gate and interconnect delay in terms of si mple equati ons for higher level analy ses in terms of the best-and worst-case swi tching.
II. BACKGROUND
There are two approaches to gate del ay model ing whi ch have gai ned considerable acceptance: 1) a switch-resistor model comprised of a l inear resi stor and a step functi on of vol tage, and 2) empi ri call y derived expressions for delay and output-si gnal transiti on time as a function of load capacitance and input-signal transiti on time (k-factor equati ons). Both methods are empirical ly based, si nce even the second method requires empirical fi tting to approximate the resistance value as a function of i nput transition time and output load.
A. k-factor models W hen the load is purely capaci ti ve, one can completely precharacterize a gates delay and output si gnal behavior as a function of input signal transiti on ti me, t in , and l oad capacitance, C L [9] . The experimental data for the del ay, t d
, and the gate-output waveform transiti on time, t r or t f , are general ly fitted to k-factor equations:
F or todays technologies the l oads cannot be model ed as purely capacitive due to the RC i nterconnect, as shown in F ig. 1. Traditi onal ly, the gate delay from A to B and output rise or fal l time at B in this figure woul d be cal culated from the equations in (1) using the total l oad capacitance (the sum of all of the i nterconnect capaci tance and the gate input capacitances at C and D) and the signal transi tion ti me at A . The RC del ay would then be analy zed separately using the waveform at B which is characteri zed by the resul t from (1).
Thi s two-step delay approxi mation works well when the l oad seen by the gate is accurately approxi mated by the total capacitance of the net. That is, the procedure described for F ig. 1 assumes that the driving point admittance of the interconnect i s equal to the total capacitance. I t has been recogni zed, however, that this is an inval id assumption for todays hi gh speed CMOS. Fig. 1 . A typical gate-delay problem.
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It was first recogni zed for ECL gates that the total capaci tance was not a val id model of the l oad [6] . In [6] , the 2nd order driving poi nt admittance was model ed as a π-circuit, as shown i n F ig. 2.
Computi ng and stori ng k-factor equations for loads whi ch are model ed by a π-circuit would be prohi biti vel y expensive. I n [6] , the ECL gates are modeled by li near Thevenin equivalents which drive the π-circuit in F i g. 2.
B. Linear resistance model It would appear that the switch-resi stor model is a more effective delay model when the l oad is not purely capaci tive. That is, the resi stance model is abl e to capture the interaction of the gates output resistance and the RC load. M odeling the gate as a single resi stance in seri es with a voltage step permits the use of computational efficient RC tree and mesh signal delay bounds [1, 2] to approximate the complete gate and i nterconnect delay. In addi ti on, it is recogni zed that the Elmore delay [3] facil itates the effi ci ent incorporation of esti mated RC circuit delay s at the sy nthesis and floor pl anning level s of design. Hi gher-order RC anal yses, such as the A symptotic Waveform Eval uati on (AW E) technique, can be used to generate an extremel y accurate RC del ay approximati on; however, the result is onl y as accurate as the switch-resistor model for the gate.
Ti ming analy si s tool s such as TV [4] and Cry stal [5] were developed usi ng switch-resi stor model s to anal yze the transistor level ci rcuit descri ptions. The main di ffi culty with these approaches is calculati ng a single li near resi stor which captures the switching behavi or of a CMOS gate. Recogni zi ng that this resi stance is a functi on of the gates i nput signal transi tion time and output l oad, in [5] , a single output resistance for the gate is empirical ly derived from something si milar to a k-factor equati on. That is, the resistance is calculated as the average output i mpedance as a functi on of the input si gnal transi tion ti me and the output l oad. This extension is advantageous from an accuracy standpoi nt; however, when the l oad is not purel y capaciti ve, i t has the same li mitations as the k-factor model.
III. HIGH-PERFORMANCE GATE DELAY MODEL

A. The model
The proposed model i s shown i n F ig. 3. A ramp-l ike gate input si gnal is assumed throughout this paper as i n (1); however, complex RC loadi ng is considered here. The li mitations of the ramp-like waveshape assumpti on are di scussed i n section VI .
The l inear resistor i s selected independent of the load and input waveform. It i s computed in a pre-characterization step based upon the maxi mum al lowabl e capaciti ve l oad. A complete description of the calculati on of R d is given in secti on IV.
To begi n, we note the transfer function of the model in F ig. 3 is:
The i deal waveshape for this vol tage source model (V E@ (t)) would be the one whi ch produces the same output waveform as the gate i tself. Fig. 2 . A 2nd order driving point admittance model for the interconnect load at node B. 
A single resi stance val ue, R d , for the pull-up or pul l-down path of the gate is also calculated. .
∆t W hen the load is not purely capacitive, i t was shown in [11] that a π-load represents a very accurate approximation of the CMOS RC-i nterconnect l oad. I t was al so shown that a 2nd order model is guaranteed to exi st [11] . Since (4), as (1), i s not val id for non-capacitive loads, we propose a method for mapping the π-circuit to a uni que capaci tance val ue whi ch can then be used to determi ne (via 
These currents are gi ven by : . 
IV. COMPUTATION OF THE MODEL PARAMETERS
A n i mpl icit assumpti on in our model i s that the behavior of a gate can be classified i nto three operating regions (shown expl icitly in F ig. 4). Consequently, the model offers three degrees of freedom for a best fit of the experimental data.
A. The driver s resistance
Usi ng the model in F ig. 3, we are modeli ng the last operating region (Region C i n F ig. 4) as a l inear resistor connected to ground (for a fall ing transi ti on) or V dd (for a rising transition). This is a refi nement over swi tch-level simul ators that use a li near resi stor to model the gate over all operati ng regi ons. Our solution is more accurate due to the reduced swing in the output vol tage over which we l ineari ze the output resi stance. We precharacteri ze R d whi le maki ng the followi ng observations (exempli fi ed for a fal ling transiti on):
•For purely capaci ti ve l oads, a l arger l oad capaci tance wil l drive the gate into Region C earli er (larger initial voltage for region C).
•The average output resistance i ncreases with the increase in the initial voltage. propose the repl acement of the ubiquitous k-factor equati ons i n (1) 
which can be rewri tten i n the ti me domain as:
where is the current through the load capacitance --a quanti ty avail abl e from the SPICE simulation.
A lthough the ramp voltage can be characteri zed in the same manner as the output vol tage i n the k-factor equations in (1) (e.g. by the 50%-del ay and the 10-90% slope) we prefer a slight modifi cation.
F irstl y, we do not characterize the 50%-del ay si nce it has no physical si gni fi cance now. Secondl y, we appl y a correction to the t 0 and ∆t obtained from the 10-90% level s of V id .
resul t obtai ned using this model for a D-latch. The compari son is between the actual SPI CE resul t with an edge on CLK and that obtai ned with our model . Two C eff i terati ons were required.
A ccurate modeli ng of simultaneous swi tchi ng is extremel y di fficult due to the ambiguity of the signal waveshapes and arri val times.
With the model proposed here, however, we can easi ly bound the si multaneous switching response on both si des, and in the process demonstrate the sensitivity of the gate del ay to the number of i nputs swi tchi ng. A s an example, an empirical model was developed (following the steps outl ined i n Secti on IV) for a two-input NA ND gate with both inputs ti ed together and for one input switching al one (wi th the other input set to the proper sensiti zation value). The vol tage source waveshapes and the response waveforms, as they compare wi th SPICE, are shown i n F i g. 10. Both models use the same pul l-down resistance, but notice that for a fall ing transition the vol tage source delay i s smal ler and the transition time i s shorter for the si ngl e input transi tion as compared to the same i nput signal arriving at both i nputs simul taneously. For the arrival of two signal s with di fferent waveshapes, the voltage source model for the two inputs tied together i s a worst case response if the slower of the two edges is used i n the empirical equation. Simi larly, the single input transition response with the slower of the two transi ti on times i s an optimi stic predi ction for the gate del ay.
VI. FUTURE WORK AND CONCLUSIONS
We have presented a delay modeli ng approach that works extremely wel l for the highly -resi stive i nterconnect l oads present i n today' s CMOS ci rcuits. We observe that thi s approach accurately captures the non-di gi tal behavi or of the output waveforms. The parameters for this model can be precharacterized effi ci entl y. We have also demonstrated the potential capabil iti es of this model for bounding the simultaneous switchi ng delay. I n addition, it should be noted that since the resistor for the gate model is fixed, one can completely precharacterize the RC loadi ng and the gate in terms of dominant ti me constants followi ng extracti on. The only parameter whi ch varies during timi ng analy sis i s the voltage source sl ope and delay. This faci li tates the use of an extremely effi cient delay equation for the gate and the i nterconnect. Using worst-case (or best-case) voltage source parameters one can also use thi s model to "esti mate" the delay at a very hi gh l evel of design such as fl oor planni ng.
Thi s model provides the foundati on for several directi ons of future work. F irst, we pl an to provi de more formal asserti ons regardi ng the bounds for si multaneous switchi ng. Secondly, we plan to devel op metri cs and bounds so that thi s model can be used wi th wiring esti mates and loadi ng estimates for high-level delay esti mati on. Fi nal ly, and perhaps most i mportantl y, wi th thi s model the largest delay model ing error i s now incurred when we attempt to apply the fan-out waveforms to subsequent stages. Si nce these waveshapes no l onger appear di gital, substantial error is incurred when we model them as l inear. We wi ll work on a more accurate, yet effi ci ent, waveshape model which is compatible with thi s empi rical ly -based del ay methodology. 
